Fayil:Mips32 addi.svg
Jump to navigation
Jump to search
Size of this PNG preview of this SVG file: 500 × 180 pixels. Wasu yarjejeniyoyi: 320 × 115 pixels | 640 × 230 pixels | 1,024 × 369 pixels | 1,280 × 461 pixels | 2,560 × 922 pixels.
Hoton asali (Fayil kin SVG, saƙar fikisal 500 x 180, girman fayil: 15 KB)
 | This SVG image was uploaded in a graphics format such as GIF, PNG, JPEG, or SVG. However, it consists purely or largely of information which is better suited to representation in wikitext (possibly using MediaWiki's special syntax for tables, math, or music). This will make the information easier to edit, as well as make it accessible to users of screen readers and text-based browsers.
If possible, please replace any inclusions of this image in articles (noted under the “File links” header) with properly formatted wikitext. After doing so, please consider nominating this image for deletion. |  |
Taƙaici
| Bayani | This figure demonstrates how one type of MIPS32 instruction word is decoded. The first six bits specify the operation (add immediate). The second and third groups of five bits each specify the number of one of MIPS32's 32 general-purpose registers (GPR). The first group specifies the destination GPR, and the second specifies the source GPR. The last sixteen bits specify the immediate value, that is, the 16-bit signed (two's compliment) integer that is added to the second register and then stored in the first register. The equivalent mnemonic in MIPS32 assembly is also shown. This instruction word would cause a MIPS32 CPU to add 350 to the value stored in $r2 and store the result in $r1. If an arithmetic overflow occurs, $r1 is not modified and an overflow flag is set. | ||||||||
| Rana | |||||||||
| Masomi | http://en.wikipedia.org/wiki/Image:Mips32_addi.svg | ||||||||
| Marubucin | en:User:Booyabazooka | ||||||||
| Izini (Sake amfani da wannan fayil) |
I, the copyright holder of this work, hereby publish it under the following licenses:
Ku na iya zaɓan lasisin da kuke so. |
||||||||
| Other versions |
|
Lasisi
|
An bada damar a kofa, a yaɗa/ko sauya wannan kundi ƙarƙashin Lasisin GNU ta kyauta, Fitarwa na 1.2 ko duk wani fitarwa da zai biyo baya daga Gidauniyar Samar da Software ta Kyauta; ba tare da sauyin sashe ba, babu Rubutun Fuskar gaban shafi, kuma babu Rubutun bayan shafi. Kofi na lasisin na nan an sanya sa aciki ƙarƙashin sashen GNU Free Documentation License. Subject to disclaimers. |
Tarihin fayil
Ku latsa rana/lokaci ku ga fayil yadda yake a wannan lokaci
| Rana/Lokaci | Wadar sufa | Kusurwowi | Ma'aikaci | Bahasi | |
|---|---|---|---|---|---|
| na yanzu | 13:39, 12 Nuwamba 2006 | | 500 × 180 (15 KB) | wikimediacommons>German | {{Information |Description=This figure demonstrates how one type of MIPS32 instruction word is decoded. The first six bits specify the operation (add immediate). The second and third groups of five bits each specify the number of one of MIPS32's 32 genera |
Amfani da fayil
Wadannan shafi na amfani wannan fayil:
